# Cellular Automata on Nallatech H101-PCIXM: first results

Anton Shterenlikht Mechanical Engineering Department, University of Bristol University Walk, Bristol BS8 1TR, UK Email mexas@bristol.ac.uk, Tel 0117 928 8233

March 31, 2008

## **1** Application

The Cellular Automata (CA) – Finite Element (CAFE) model for transitional ductile to brittle fracture in steels [1] relies on CA arrays to represent microstructure.

CA is a finite time machine with discrete cell states, which depend on states of some neighbouring cells via very simple transfer rules.

CA are integer or logical(boolean) arrays.

Fracture propagation with CA is a change of state from 'alive' to 'dead'. Computationally CA are much cheaper than FE.



#### 1.1 Microstructure generation with CA





Figure 1: Grain micrograph



**Figure 2:** CA simulated 2D grain microstructure, 1M cells, 10 grains (colour denotes grain orientation). CA cells are approx. 2  $\mu$ m.

## 2 Nallatech H101-PCIXM FPGA




Figure 3: H101-PCIXM top view [2].




Figure 4: H101-PCIXM bottom view [2].

#### 2.1 Nallatech H101-PCIXM tech data

- Xilinx Virtex-4 LX100 (XC4VLX100-10FF1148C) FPGA. Maximum FPGA clock frequency - 200 MHz.
- 0.4MB internal block RAM per FPGA.
   0.5 TB/sec bandwidth and can be pipelined.
- 4 banks (4×4=16MB) of DDR-II SRAM.
  6.4 GB/sec bandwidth and can be pipelined.
- 1 bank (512MB) DDR-II SDRAM Mini-DIMM.
  3.2 GB/sec bandwidth and CANNOT be pipelined.
- 133 MHz capable PCI-X interface.
- $4 \times 2.5$ Gbps external serial link channels (Infiniband).

#### **3 Host computer**

Any i386 or x86-64 host can be used. In this work HP Proliant GL360g3 server with dual core  $Intel^{\mathbb{R}}$  Xeon<sup>TM</sup> 3.06GHz CPU and 1MB RAM was used.

## 4 Code execution on a host with FPGA

```
code.c listing:
[...]
/* Write the toggled value}
   of Control to kick start} \setminus
   the DIMEc process} \setminus
*/
DIMETalk\_Write(hTalk,&Config,
                                 <- FPGA API call
   ONEWORD, address0,
   memory_map_0,timeout)
getchar();
                                     <- ANSI C
/* Keep reading whilst busy
*/
while ( (Config&0x4) != 0 ) {
                                    <- ANSI C
   DIMETalk_Read(hTalk,
                                    <- FPGA API call
   &Config,ONEWORD,ddress0,
   memory_map_0,timeout);
```

[...]

So it is very easy to delegate tasks to H101 from ANSI C using FPGA API calls, which Nallatech call FUSE API calls [3, 4].

The most important FUSE API calls for end user are

- **DIMETalk\_Write** write data to H101 nodes
- **DIMETalk\_Read** read data from H101 nodes

#### 5 Code design for a host with H101

- 1. Decide what parts of the original code are **best suited** for FPGA.
- 2. **Translate** those parts to C functions.
- 3. Optimise C for FPGA.
- 4. Translate optimised C to VHDL (hardware description language). This is done with Nallatech DIME-C [5] compiler.
- 5. Program H101, i.e. build a network to be implemented on the Xilinx chip. This is done with Nallatech DIMETalk
  [6] application builder tool.
- 6. Add DIMETalk API calls, which will talk to H101, to the source code.
- 7. Compile the complete code, with e.g. gcc, using Nallatech libraries.
- 8. Load the network to H101.
- 9. **Run** the code on host.

## 6 Fortran $\rightarrow$ C $\rightarrow$ DIME-C

The original CA code was in **F90**. No automatic Fortran to C conversion tool available for F90 and above, f2c works only for F77.

First, all F90 code was translated to C manually !

Second, DIME-C does not support following ANSI C structures, relevant to the CA code. The full list is in [5].

- 1. pointers
- 2. multi-dimensional arrays
- 3. Switch (Fortran CASE) statements
- 4. do-while loops
- 5. labeled and goto statements
- 6. const type qualifier

# 7 DIME-C compilation




Figure 5: DIME-C screenshot with CA code.

#### Important:

- Only innermost loops are pipelined, so nested loops are bad.
- If a variable is assessed and assigned in a scope, the scope cannot be pipelined.
- math.h and generic rand() are provided.

# 8 DIME-C pipelining (parallelisation)

Help	DIME-C [C:\Documents and Settings\mexas\My Documents\work\nallatech\ca\ca.dc1]	
а Сор	File Edit View Workspace Project Help	
	D 📂 🖥 🕬 🏷   🗞 🖻 🔓   🥥 🚸 🔍	
arch	Ca.dc1 2d.c neigh Visualisation ca Visualisation	
	Zd.c FF - Ao A LOOP LOOP	
	As: As: As: As: As: As: As: As:	
	Q = DC1 6 j	
:w Se ì' sy	Total Pipeline Delay = 1 Pipeline Delay = 1 Pipeline Logic Depth = 2 Pipeline Total Logic Depth = 2 Width = 32	
Choi	Project Files D = 62	
	C:\Documents and Settings\mexas\My Documents\work\nallatech\ca\2d.c Compiled with no errors. Building project ca.dc1 Building: DC0_0_neigh Targeting Device: XC4VLX100 Status : Collapsing pipeline functions Status : Mapping operators Status : Linking Logic Status : Generating VHDL Projected Slice Resource Required : 1728 Status : Collapsing pipeline functions Status : Linking Logic Status : Collapsing pipeline functions Status : Linking Logic Status : Collapsing pipeline functions Status : Linking Logic Status : Generating VHDL Projected Slice Resource Required : 1846 Status : Build completed successfully Projected slice resource required for all functions: 3574 Built Project	
	Line: 157 Col: 27 🛕	

Figure 6: DIME-C pipelining analysis for CA code.

The secret of FPGA success is parallelisation or **pipelining**. DIME-C provides the pipelining report. The colourscheme is:

Green	
Pink	
Blue	

pipelined loop - fast not pipelined - delays choice - not pipelined -delays

Also the size of resulting VHDL is reported in slices. H101 Virtex chip has 49k slices. This code needs 3.5k.

# 9 DIMETalk – building FPGA network

DIMETalk is a graphical tool for interconnecting pre-existing VHDL primitives, plus the user-defined VHDL, and creating a complete FPGA network.

work H	DIMEtalk Systems Design [C:\Documents and Settings\mexas\My Documents\work\nallatech\ca\ca.dt3]	
Histor	File Edit View Utilities Generation Help	
i 🝷 R ch: color	こ こ こ こ こ こ こ こ こ こ こ こ こ こ こ こ こ こ こ	
ıt: To		
vel.		
cixm_0 CIXM Vir ME-C mo tternal Co D0_0_ca_ emory Ma MEtalk no emory_m	h101_pcixm_0         H101-pcixM Virtex4 LX100/LX160 single FPGA board         Image: Discrete interval interv	
y DIMEta		

Figure 7: DIMETalk screenshot showing the network.

- Internal **block RAM** to store CA arrays.
- All components are placed on the H101 device.
- 2 **nodes**: block RAM and Memory Map.
- The Memory Map is required to start the code.
- Clock, Edge and Router are 3 other required components.

## 10 DIMETalk – CA user-defined VHDL signals

	ad Stop Hom	ie nie:///C:/Documents%	620and%20Settings/mexas/My%20Documents/work/nallatech/ca/html/DC0_0_ca	
🗸 AltaVista Search: colors te	eal salmon 🛛 🔝	A Nallatech HPC Developer	- Re:Rando 🔝 📄 (Untitled)	)IMEtalk Network HTML docume [
omponent: DC0	0_ca_ <b>TO</b>	P_0		
scription: External Compone me: DC0_0_ca_TOP_0.	/nt.			
	CLK 🕅	DONE		
RESET 🖻 🛛 🖻 BUSY				
			T_DC0_1_carr_addr	
DCO_O_ca_DT_DCO_1_can			T_DC0_1_carr_ena	
DCO_O_ca_REGIST	_		T_DC0_1_carr_we	
DCO_O_ca_REGISTER	_		T_DC0_1_carr_data_in	
DC0_0_ca_REGISTERS DC0_0_ca_REGISTERS	-	P DCU_U_Ca_H	EGISTERS_data_in	
200 <u>0</u> 00_n20101010	(			
			Connections	
Group	Туре	Connected to	Signal Description	Signal Width
CLK	Clock Connection	CLKA	CLK : in STD_LOGIC;	1
RESET	Reset Connection	DIMEtalk Reset	RESET : in STD_LOGIC;	1
			GO : in STD_LOGIC;	1
GO	User Connection	Nothing	GO : in STD_LOGIC; DONE : out STD_LOGIC;	1
GO	User Connection	Nothing		1 1 1
GO	User Connection	Nothing	DONE : out STD_LOGIC;	·
GO	User Connection	Nothing	DONE : out STD_LOGIC; BUSY : out STD_LOGIC;	1
GO DC0_1_carr_BRAM	User Connection	Nothing <u>block ram 0</u> /UserInterface	DONE : out STD_LOGIC; BUSY : out STD_LOGIC; DC0_0_ca_DT_DC0_1_carr_addr : out STD_LOGIC_VECTOR(31 downto 0);	1 32
			DONE : out STD_LOGIC; BUSY : out STD_LOGIC; DC0_0_ca_DT_DC0_1_carr_addr : out STD_LOGIC_VECTOR(31 downto 0); DC0_0_ca_DT_DC0_1_carr_ena : out STD_LOGIC;	1 32 1
			DONE : out STD_LOGIC; BUSY : out STD_LOGIC; DC0_0_ca_DT_DC0_1_carr_addr : out STD_LOGIC_VECTOR(31 downto 0); DC0_0_ca_DT_DC0_1_carr_ena : out STD_LOGIC; DC0_0_ca_DT_DC0_1_carr_we : out STD_LOGIC;	1 32 1 1
			DONE : out STD_LOGIC; BUSY : out STD_LOGIC; DC0_cca_DT_DC0_1_carr_addr : out STD_LOGIC_VECTOR(31 downto 0); DC0_cca_DT_DC0_1_carr_ena : out STD_LOGIC; DC0_cca_DT_DC0_1_carr_we : out STD_LOGIC; DC0_0_ca_DT_DC0_1_carr_data_in : out STD_LOGIC_VECTOR(31 downto 0);	1 32 1 1 32
			DONE : out STD_LOGIC; BUSY : out STD_LOGIC; DC0_cca_DT_DC0_1_carr_addr : out STD_LOGIC_VECTOR(31 downto 0); DC0_cca_DT_DC0_1_carr_ena : out STD_LOGIC; DC0_cca_DT_DC0_1_carr_we : out STD_LOGIC; DC0_cca_DT_DC0_1_carr_data_in : out STD_LOGIC_VECTOR(31 downto 0); DC0_0_ca_DT_DC0_1_carr_data_out : in STD_LOGIC_VECTOR(31 downto 0);	1 32 1 1 32 32 32
	User Connection	biock ram 0/UserInterface	DONE : out STD_LOGIC; BUSY : out STD_LOGIC; DC0_ca_DT_DC0_1_carr_addr : out STD_LOGIC_VECTOR(31 downto 0); DC0_ca_DT_DC0_1_carr_ena : out STD_LOGIC; DC0_ca_DT_DC0_1_carr_we : out STD_LOGIC; DC0_ca_DT_DC0_1_carr_data_in : out STD_LOGIC_VECTOR(31 downto 0); DC0_0_ca_DT_DC0_1_carr_data_out : in STD_LOGIC_VECTOR(31 downto 0); DC0_0_ca_REGISTERS_addr : in STD_LOGIC_VECTOR(31 downto 0);	1 32 1 1 32 32 32 32

**Figure 8:** DIMETalk: CA user-defined VHDL signals.

- Each DIME-C array must have its own RAM bank.
- Signal group DC0\_1\_carr\_BRAM is for communication with RAM. 1 is the first data array and, accordingly, the first RAM bank. carr is the only data array.
- Signal group DC0\_0\_ca\_MemoryMap is for communication with the Memory Map node.

# 11 Optional: DIMECheck – FPGA network test

As a part of network build a dimetest.wish script is generated. It calls DIMECheck - network interactive diagnostics tool.

📼 DIMECheck - Nallatech's Tcl/Tk DIMEtalk Tester 📼	
<u>O</u> pen Cards O <u>p</u> tions <u>H</u> elp	
H100- PCIX_1 DIMETalk_Network DIMETalk_Nodes Node-001- RAM- 4096 Node-002- Memory_Map H101- PCIXM_1 Uirtex+ LX100_0 MGT_Bridge_MicroDIME_0 Uirtex+ Ilpro_XC2VP4_0 Virtex+ Ilpro_XC2VP4_1	
RAM 4096, software id: 1, cape id: 1, Version: 000,	, F

-	Select a bitfile
Directory:	/home/mexas/grains/source/h101_pcixm_0 -
È h101_pci>	<m_0.bit< th=""></m_0.bit<>
File <u>n</u> ame	: Open
Files of <u>t</u> ype	: Bitfile (*.bit) - Cancel

Figure 9: DIMECheck: loading the bitfile onto H101.

- In this network BlockRAM is limited to  $2^{12} = 4096$  int words.
- The network can be triggered interactively from DIMECheck.

#### 12 DIMETalk API calls - add to main c code on host

```
259 void cahost(int *A, int *B, DIME_HANDLE hTalk)
260 {
261
     DWORD Config;
262
     DWORD timeout = 1000;
263
      int address0 = 0;
264
      int ONEWORD = 1;
265
266
     //Write the array to the FPGA memory node
267
     DIMETalk_Write(hTalk,(DWORD*)A,(DWORD)sizem,address0,block_ram_0,timeout);
268
269
     //Read the value of the 'GO' bit in the memorymap and toggle
270
     DIMETalk_Read(hTalk,&Config,ONEWORD,address0,memory_map_0,timeout);
271
      if (Config&Ox1)
        Config = 0;
272
273
      else
274
        Config = 1;
275
276
     //Write the toggled value of Control to kick start the DIMEc process
277
     DIMETalk_Write(hTalk,&Config,ONEWORD,address0,memory_map_0,timeout);
278
279
            getchar();
280
281
      //Keep reading whilst busy
282
      while ( (Config&0x4) != 0 ) {
283
      DIMETalk_Read(hTalk,&Config,ONEWORD,address0,memory_map_0,timeout);
284
      }
285
      //Read the results back
286
     DIMETalk_Read(hTalk,(DWORD*)B,(DWORD)sizem,address0,block_ram_0,timeout);
287 }
```

#### 13 DIMETalk API calls explained

Line **267**: write array to FPGA memory node starting from 0. The memory node is Block RAM (block\_ram\_0).


Lines **270-274**: read the zero ('GO') bit of Memory Map address 0 and toggle it. Togging the GO bit starts the user code.

Line **277**: write the toggled GO bit to Memory Map - start the code.

Lines **282-283**: bit 4 of Memory Map address 0 is 'BUSY' read it until it is zero.

Line **286**: when the FPGA code is complete read the array back from the Block RAM.

#### **14 FPGA** result 1 – Block RAM smaller than array




100x100 2D CA array

Figure 10: 100×100 cell CA array with 10 grains simulated with H101.

In this example Block RAM was 4096 int words, therefore when the data is written back from FPGA, extra array elements are repeated.

Something is also wrong with the random numbers – no grains 1 or 2.

## 15 FPGA result 2 – array fitting inside Block RAM



60x60 2D CA array

Figure 11: 60x60 cell CA array with 5 grains simulated with H101.

In this example data fits within Block RAM, so no repetition is present.

Still grain 1 is only one cell – bugs.

# 16 Grumble

- DIME-C and DIMETalk are only available for MS Windows. Even worse, full administrative privileges must be used to run each program!
- DIME-C manual is out of date. Many important features are not documented.
- DIMETalk build of CA takes about 30 min on dual core AMD64 laptop with 3GB RAM. Any change in user code means network rebuild – slow debugging and code development.

# 17 Future

- Try SRAM and SDRAM for bigger models.
- H101 speed-up measurements
- Floating point code on H101, e.g. numerical solution of a system of PDEs.

## 18 Conclusions

- Steep learning curve, complex development bad.
- Fortran codes must be translated to C lots of manual work – bad.
- Most algorithms will have to be rethought due to the constraints of DIME-C, e.g. no multi-dimensional arrays – bad.
- A completed FPGA network is used simply with FUSE API calls. Can be called from any C code good.
- hpc-nallatech.com user and developer forum all Nallatech users welcome!

#### **19** Acknowledgements

The author gratefully acknowledges financial support from The Royal Society in form of the Research Grant. He would also like to acknowledge help and advice he received from Nallatech engineers Daniel Denning, Robin Bruce and Rich Deiner.

#### References

- A. Shterenlikht and I. C. Howard. The CAFE model of fracture – application to a TMCR steel. *Fatigue and Fracture of Engineering Materials and Structures*, 29(9-10):770–787, 2006.
- [2] Nallatech. H101-PCIX Reference Guide, Issue 1, 2007.
- [3] Nallatech. FUSE C/C++ API Developer's Guide, Issue 11, 2007.
- [4] Nallatech. *FUSE System Software User Guide, Issue 8*, 2007.
- [5] Nallatech. DIME-C User Guide, Issue 1, 2005.
- [6] Nallatech. DIMEtalk 3.1 User Guide, Issue 4.1, 2007.